1. The sequential logic circuit shown represents most closely the basic architecture of a:

  1. Data-latch register
  2. Ripple counter
  3. Synchronous counter
  4. Shift register
  5. Up/Down counter




2 is WRONG. This circuit uses ganged JK F/Fs with Qs tied to the CLOCKs.

[ Go Back To Question 1 ]

[ Go Back To The Beginning Of Quiz ]