6. Which of the following statements concerning the basic latch circuit is FALSE?

  1. A latch circuit may be constructed with NOR Gates.
  2. A latch is a synchronous sequential logic circuit.
  3. The Q and Q' outputs of a latch can, under certain input conditions, be equal.
  4. The latch is utilized in all flip-flop circuits.
  5. Allowable modes of operations of the latch include the SET, RESET and NO CHANGE modes.

2 is CORRECT (that is, it is a FALSE statement). The latch is an asynchronous sequential circuit (that is, is uses no CLOCK).

[ Go Back To Question 6 ]

[ Go Back To The Beginning Of Quiz ]